# Homework 4

(Due date: November 20<sup>th</sup> @ 5:30 pm) Presentation and clarity are very important! Show your procedure!

### PROBLEM 1 (14 PTS)

• Complete the timing diagram of the following circuit.  $G = G_3 G_2 G_1 G_0 = 1011$ ,  $Q = Q_3 Q_2 Q_1 Q_0$ 



# PROBLEM 2 (18 PTS)

- Sequence detector: The machine has to generate z = 1 when it detects the sequence 0110. Once the sequence is detected, the circuit looks for a new sequence.
- The signal *E* is an input enable: It validates the input *x*, i.e., if E = 1, *x* is valid, otherwise *x* is not valid.



- Draw the State Diagram (any representation), State Table, and the Excitation Table of this circuit with inputs *E* and *x* and output *z*. Is this a Mealy or a Moore machine? Why? (10 pts)
- Provide the excitation equations (simplify your circuit using K-maps or the Quine-McCluskey algorithm) (5 pts)
- Sketch the circuit. (3 pts)

# PROBLEM 3 (35 PTS)

- The following FSM has 4 states, one input *w* and one output *z*. (10 pts)
  - ✓ The excitation equations are given by:
    - $Q_1(t+1) \leftarrow \underline{Q_0(t)}$
    - $Q_0(t+1) \leftarrow \overline{Q_1(t)} \oplus w$
  - ✓ The output equation is given by:  $z = Q_1(t) \oplus Q_0(t) \oplus w$
  - $\checkmark$  Provide the State Diagram (any representation) and the Excitation Table.
  - ✓ Sketch the Finite State Machine circuit.



# ELECTRICAL AND COMPUTER ENGINEERING DEPARTMENT, OAKLAND UNIVERSITY ECE-2700: Digital Logic Design

- Given the following State Machine Diagram. (10 pts)
  - ✓ Is this a Mealy or a Moore machine? Why?
    - ✓ Get the excitation equations and the Boolean equation for *z*. Use S1 (Q=00), S2 (Q=01), S3 (Q=10), S4 (Q=11) to encode the states.



 Provide the state diagram (in ASM form) and complete the timing diagram of the FSM whose VHDL description is listed below. (15 pts)



### PROBLEM 4 (18 PTS)

 Complete the following timing diagram (A and P are specified as hexadecimals) of the following Iterative unsigned multiplier. The circuit includes an FSM (in ASM form) and a datapath circuit.

Register (for P): *sclr*: synchronous clear. Here, if *sclr* = E = 1, the register contents are initialized to 0. Parallel access shift registers (for A and B): If E = 1: *s*\_*l* =  $1 \rightarrow \text{Load}$ , *s*\_*l* =  $0 \rightarrow \text{Shift}$ 



#### PROBLEM 5 (15 PTS)

Attach a printout of your Project Status Report (no more than two pages, single-spaced, 2 columns). This report should contain the current status of the project, including a block diagram of your system. You <u>MUST</u> use the provided template (Final Project – Report Template.docx).